Audio Amp
β’
Motor driver
β’
Touch
β’
Miscellaneous
32bit VLN1M series SOP 8/16pins ( built-in flash memory)
body | duration | MIDI | I/O | sampling frequency | power amp | push-pull | built-in flash memory |
VLN1M04S8X | ~2min | 16ch | 4 | ~44.1kHz | 1.3W | v | 4Mb |
VLN1M08S16X | ~4min | 16ch | 12 | ~44.1kHz | 1.3W | v | 8Mb |
VLN1M32S8X | ~16min | 16ch | 4 | ~44.1kHz | 1.3W | v | 32Mb |
VLN1M32S16X | ~16min | 16ch | 12 | ~44.1kHz | 1.3W | v | 32Mb |
32-bit MCU with Sub-Band Coding & 16-ch MIDI
The VLN1M series is a 32-bit MCU based high-quality speech/MIDI processor, which is specially designed for customers to innovate with advanced DSP power. It is embedded with OTP (One Time PROM) for mass production, such that no mask is required while MOQ / Lead Time are kept minimized.
Feature
The VLN1M series consists of several derivatives with respect to ROM (OTP), RAM, I/O and functions. With memory-mapped architecture, the VLN1M can address up to 16MB space that includes memory, register files, peripheral and SPI flash storage (including instruction/data modes). SBC (Sub-Band Coding) is achieved with greatly enhanced quality & much less memory size compared against traditional ADPCM coding due to the incorporation of efficient DSP algorithms as well as the upgrade of H/W spec. Via the high performance of 32-bit MCU, the S/W-based MIDI synthesizer can reach more than 16-ch polyphonic channels. All data including SBC / MIDI files, wavetable timbres, XIP codes and general user data, can be accessed from the external SPI flash.
β’
Wide Operating Voltage: 2.4V ~ 5.5V.
β’
32-bit CPU core.
β’
Power management to support 4 operating modes: Normal / Slow / Standby / Halt mode. At Halt mode, the consumption current is less than 1uA.
β’
LVD (Low Voltage Detection): Total 6-level options: 3.6V, 3.4V, 3.2V, 2.6V, 2.4V, 2.2V.
β’
Timers (Timer0 / Timer1 / Timer2): Each Timer consists of divider and 16-bit down-counter with various clock sources.
β’
Two PWM Generators (PWMA / PWMB).
β’
Built-in MIC bias, 2-stage of pre-amplifiers and AGC/PGA for gain control.
β’
Built-in 14-bit DAC + 1.3-Watt Push-Pull power amplifier.
β’
SPI protocol
β’
RTC with 4KHz / 1KHz / 64Hz / 2Hz interrupts.
β’
Support OTP Security Lock to prevent OTP data from being read.
β’
S/W-based Speech/MIDI Codec.
β’
Noise filter @ 4x up-sampling.
SOP 8pins assignment
SOP 16pins assignment
SPI protocol application circuit with MCU
4 direct application circuit with MCU / Stand alone
Oscilloscope wave of SPI protocol with MCU
Clock : PA2 ( Enable low ν 900usec λ€μ clock μμ)
Data : PA3 ( Clock μμΉ μ Dataκ° μ½μ)
Enable: PA4 ( Enable Low λλ©΄ 900usec νμ Clock μμ)
Busy : PA5 ( μ¬μ΄λ μΆλ ₯ λμ Low level )
Code 0 : STOP
Code1~1023 : Sound code
Code 1024~1039 : Volume code (Min. ~ Max.)
Timing Diagram of SPI protocol with MCU
Clock : PA2 ( Enable low ν 900usec λ€μ clock μμ)
Data : PA3 ( Clock μμΉ μ Dataκ° μ½μ)
Enable: PA4 ( Enable Low λλ©΄ 900usec νμ Clock μμ)
Busy : PA5 ( μ¬μ΄λ μΆλ ₯ λμ Low level )
Code 0 : STOP
Code1~1023 : Sound code
Code 1024~1039 : Volume code (Min. ~ Max.)
VLN1M 3line SPI communication protocol Test video
code: 1 ~ 65535 κ° μ½λ μ μ΄ ν
μ€νΈ
volume 1 ~ 16 λ¨κ³ μ μ΄ ν
μ€νΈ
datasheet
13201 κ²½κΈ°λ μ±λ¨μ μ€μꡬ μλμλ κ°λ§μΉλ‘ 302
μ±λ¨μ°λ¦ΌλΌμ΄μ¨μ€λ°Έλ¦¬5μ°¨ A-1804νΈ
μ
체λͺ
: (μ£Ό)μλμ€ λνμ: κΉλμ μ¬μ
μλ²νΈ:113-81-91015
ν΅μ ν맀μ
: 2011-κ²½κΈ°μ±λ¨-1834νΈ κ°μΈμ 보κ΄λ¦¬μ: κΉλμ
Copyright (C) 2004 SYNOOS Co.,Ltd. All Rights reserved. / Designed by Young Kim